IO and Memory Interfacing » Exercise – 1
5. The advantage of memory mapped I/O over I/O mapped I/O is :
(a) Faster
(b) Many instructions supporting memory mapped I/O
(c) Require a bigger address decoder
(d) All of the above
| Subject Name : Electronics Engineering |
| Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT |
| Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant |
| Electronics & Communication Engineering Books |
| GATE 2023 Total Info | ENGG DIPLOMA | UGC NET Total Info |
| IES 2023 Total Info | PSUs 2022 Total Info | CSIR UGC NET Total Info |
| JAM 2023 Total Info | M TECH 2023 Total Info | RAILWAY 2022 Total Info |
Related Posts
IO and Memory Interfacing » Exercise - 1 1. Permanent data and instructions storing memory is : (a) RAM chips (b) ROM chips (c) DRAM chips (d) None of these- 555555555570. The TMS44100 has ________ address inputs. (a) 10 (b) 11 (c) 12 (d) 13
- IO and Memory Interfacing » Exercise - 12. ................ memory chips are said to be volatile. (a) RAM chips (b) ROM chips (c) DRAM chips (d) None of these
- 555555555585. How many address lines would be required for a 2K × 4 memory chip? (a) 8 (b) 10 (c) 11 (d) 12
- IO and Memory Interfacing » Exercise - 14. Memory mapped I/O is a technique to : (a) Interface a memory having 8-bit addresses (b) Interface a memory having 16-bit addresses (c) Interface an IO having 8-bit addresses (d) Interface an IO having 16-bit addresses