Arithmetic Circuits » Exercise – 1
5. It is a circuit, which subtracts two inputs each of one bit :
(a) Full Subtractor
(b) Half Subtractor
(c) Full Adder
(d) Half Adder
| Subject Name : Electronics Engineering |
| Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT |
| Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant |
| Electronics & Communication Engineering Books |
| GATE 2023 Total Info | ENGG DIPLOMA | UGC NET Total Info |
| IES 2023 Total Info | PSUs 2022 Total Info | CSIR UGC NET Total Info |
| JAM 2023 Total Info | M TECH 2023 Total Info | RAILWAY 2022 Total Info |
Related Posts
Arithmetic Circuits » Exercise - 16. It is used to subtract two inputs having more than one bit : (a) Half Subtractor (b) Full Subtractor (c) Half Adder (d) Full Adder- Arithmetic Circuits » Exercise - 13. A half adder can be used only for adding : (a) 1s (b) 2s (c) 4s (d) 8s
- 5555555555201. The carry-out of a full adder is ________. (a) (b) (c) (d)
- Arithmetic Circuits » Exercise - 14. Parallel adder is : (a) Sequential circuits (b) Combinational circuits (c) Either sequential or combinational circuits (d) None of above
- Arithmetic Circuits » Exercise - 19. A full adder logic circuit will have : (a) Two inputs and one output (b) Three inputs and three outputs (c) Two inputs and two outputs (d) Three inputs and two outputs