Minimization Techniques » Exercise – 1
1. The Boolean expression
can be minimised to :
(a) A’B’C’D+A’BC’+AC’D
(b) A’B’C’D+BCD’+AB’C’D
(c) A’BCD’+B’C’D+AB’C’D
(d) A’BCD’+B’C’D+ABC’D’
Subject Name : Electronics Engineering |
Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT |
Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant |
Electronics & Communication Engineering Books |
GATE 2023 Total Info | ENGG DIPLOMA | UGC NET Total Info |
IES 2023 Total Info | PSUs 2022 Total Info | CSIR UGC NET Total Info |
JAM 2023 Total Info | M TECH 2023 Total Info | RAILWAY 2022 Total Info |