Interrupts of 8085 Microprocessor – Exercise – 1

1. An interrupt which can be temporarily ignored by the counter is known as :

(a) Vectored interrupt
(b) Non maskable interrupt
(c) Maskable interrupt
(d) Low priority interrupt

Answer
Answer : (c)
Explanation
No answer description available for this question. Let us discuss.

2. An interrupt which can be temporarily ignored by the counter is known as :

(a) Vectored interrupt
(b) Non maskable interrupt
(c) Maskable interrupt
(d) Low priority interrupt

Answer
Answer : (a)
Explanation
No answer description available for this question. Let us discuss.

3. An interrupt in which the external device supplies its address as well as the interrupt request is known as :

(a) Vectored interrupt
(b) Non maskable interrupt
(c) Maskable interrupt
(d) Designated interrupt

Answer
Answer : (d)
Explanation
No answer description available for this question. Let us discuss.

4. In 8085, interrupts except TRAP are disabled by (incorrect) :

(a) A DI instruction
(b) A system reset
(c) Acknowledgement of a previous interrupt
(d) None of the above

Answer
Answer : (c)
Explanation
No answer description available for this question. Let us discuss.

5. When a CPU is interrupted, it :

(a) Stops execution of instruction
(b) Acknowledges interrupt and continues
(c) Acknowledges interrupt and branches to a subroutine
(d)  None of the above

Answer
Answer : (b)
Explanation
No answer description available for this question. Let us discuss.
Print Friendly, PDF & Email
MORE INFORMATION
GATE Total InfoGATE 2020 BooksFree Notes
IES Total InfoIES 2020 BooksFree Mock tests
JAM Total InfoJAM 2020 BooksEngg Diploma
PSUs Total InfoM Tech Total InfoUGC NET Total Info
Copy Protected by Chetan's WP-Copyprotect. /*Radio Option*/