Interrupts of 8085 Microprocessor » Exercise – 1
5. When a CPU is interrupted, it :
(a) Stops execution of instruction
(b) Acknowledges interrupt and continues
(c) Acknowledges interrupt and branches to a subroutine
(d) None of the above
| Subject Name : Electronics Engineering |
| Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT |
| Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant |
| Electronics & Communication Engineering Books |
| GATE 2023 Total Info | ENGG DIPLOMA | UGC NET Total Info |
| IES 2023 Total Info | PSUs 2022 Total Info | CSIR UGC NET Total Info |
| JAM 2023 Total Info | M TECH 2023 Total Info | RAILWAY 2022 Total Info |
Related Posts
Interrupts of 8085 Microprocessor » Exercise - 1 1. An interrupt which can be temporarily ignored by the counter is known as : (a) Vectored interrupt (b) Non maskable interrupt (c) Maskable interrupt (d) Low priority interrupt- Interrupts of 8085 Microprocessor » Exercise - 14. In 8085, interrupts except TRAP are disabled by (incorrect) : (a) A DI instruction (b) A system reset (c) Acknowledgement of a previous interrupt (d) None of the above
- Interrupts of 8085 Microprocessor » Exercise - 12. An interrupt which can be temporarily ignored by the counter is known as : (a) Vectored interrupt (b) Non maskable interrupt (c) Maskable interrupt (d) Low priority interrupt
- 5555555555154. What is the ratio of ID / IDSS for VGS = 0.5 VP? (a) 0.25 (b) 0.5 (c) 1 (d) 0
- 555555555550. How many flip-flops are in the 7475 IC? (a) 1 (b) 2 (c) 4 (d) 8