Shift Registers » Exercise – 1
34. Assume a LOW logic level is placed on the SHIFT/LOAD input of a 74195 shift register. The output will change ________.
(a) immediately
(b) if the CLOCK is also LOW
(c) on the next clock leading edge
(d) depending on the J and K inputs
| Subject Name : Electronics Engineering |
| Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT |
| Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant |
| Electronics & Communication Engineering Books
|
| GATE 2023 Total Info | ENGG DIPLOMA | UGC NET Total Info |
| IES 2023 Total Info | PSUs 2022 Total Info | CSIR UGC NET Total Info |
| JAM 2023 Total Info | M TECH 2023 Total Info | RAILWAY 2022 Total Info |
Related Posts
Shift Registers » Exercise - 144. How many clock pulses will be required to completely load serially a 5-bit shift register? (a) 2 (b) 3 (c) 4 (d) 5- Shift Registers » Exercise - 1 2. There are ___________ basic types of shift registers. (a) Six (b) Four (c) One (d) Many
- Shift Registers » Exercise - 1 7. An n-bit register has a group of ________ flip-flops and some logic gates. (a) N (b) N-1 (c) N2 (d) 2N
- Shift Registers » Exercise - 128. The group of bits 10110111 is serially shifted (right-most bit first) into an 8-bit parallel output shift register with an initial state 11110000. After two clock pulses, the register contains ________. (a) 10111000 (b) 10110111 (c) 11110000 (d) 11111100
- 555555555542. A NAND gate has: (a) LOW inputs and a LOW output (b) HIGH inputs and a HIGH output (c) LOW inputs and a HIGH output (d) None of the these