# Shift Registers – 34

34. Assume a LOW logic level is placed on the SHIFT/LOAD input of a 74195 shift register. The output will change ________.

(a) immediately
(b) if the CLOCK is also LOW
(c) on the next clock leading edge
(d) depending on the J and K inputs

Explanation
Explanation : No answer description available for this question. Let us discuss.
 Subject Name : Electronics Engineering Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant
 Electronics & Communication Engineering Books Sale Question Bank On Electronics & Communication Engineering Book - question bank on electronics & communication engineering; Language: english; Binding: paperback ₹ 317 Sale A Handbook for Electronics Engineering(Old Edition) Made Easy Editorial Board (Author); Marathi (Publication Language); 620 Pages - 01/01/2015 (Publication Date) - Made Easy Publications (Publisher) ₹ 320 Basic Electronic Devices and Circuits Patil (Author); English (Publication Language) Sale Electronic Circuits: Analysis and Design (SIE) | 3rd Edition Neamen, Donald (Author); English (Publication Language); 1351 Pages - 08/25/2006 (Publication Date) - McGraw Hill Education (Publisher) ₹ 1,200

## Related Posts

• Shift Registers » Exercise - 144. How many clock pulses will be required to completely load serially a 5-bit shift register? (a) 2 (b) 3 (c) 4 (d) 5
Tags: shift, registers, exercise, clock, will, register, electronics, engineering
• Shift Registers » Exercise - 1 2. There are ___________ basic types of shift registers. (a) Six (b) Four (c) One (d) Many
Tags: shift, registers, exercise, electronics, engineering
• Shift Registers » Exercise - 1 7. An n-bit register has a group of ________ flip-flops and some logic gates. (a) N (b) N-1 (c) N2 (d) 2N
Tags: shift, registers, exercise, register, logic, electronics, engineering
• Shift Registers » Exercise - 128. The group of bits 10110111 is serially shifted (right-most bit first) into an 8-bit parallel output shift register with an initial state 11110000. After two clock pulses, the register contains ________. (a) 10111000 (b) 10110111 (c) 11110000 (d) 11111100
Tags: shift, registers, register, output, exercise, clock, electronics, engineering
• 555555555542. A NAND gate has: (a) LOW inputs and a LOW output (b) HIGH inputs and a HIGH output (c) LOW inputs and a HIGH output (d) None of the these
Tags: low, inputs, output, logic, electronics, engineering