5555555555
64. In class B operation, at what fraction of VCC should the level of VL(p) be to achieve the maximum power dissipated by the output transistor?
(a) 0.5
(b) 0.636
(c) 0.707
(d) 1
| Subject Name : Electronics Engineering |
| Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT |
| Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant |
| Electronics & Communication Engineering Books
|
| GATE 2023 Total Info | ENGG DIPLOMA | UGC NET Total Info |
| IES 2023 Total Info | PSUs 2022 Total Info | CSIR UGC NET Total Info |
| JAM 2023 Total Info | M TECH 2023 Total Info | RAILWAY 2022 Total Info |
Related Posts
555555555518. Class D operation can achieve power efficiency of over ________. (a) 90% (b) 78.5% (c) 50% (d) 25%- 5555555555 94. The highest efficiency is obtained in class B operation when the level of VL(p) is equal to ________. (a) 0.25VCC (b) 0.50VCC (c) VCC (d) 2VCC
- 555555555573. Class AB operation is ________ operation. (a) similar to class A (b) similar to class B (c) similar to class C (d) None of the above
- 5555555555 35. In astable operation of the 555 timer, the lower and upper peaks of the charging/discharging external capacitor are ________ to ________. (a) –VCC, VCC (b) –0.5 VCC, 0.5 VCC (c) 1/3 VCC, 1/2 VCC (d) 1/3 VCC, 2/3 VCC
- 5555555555 5. In a 555 timer, a series connection of three resistors sets the reference voltage levels to the two comparators at ________ and ________. (a) 2VCC / 3, VCC / 3 (b) VCC / 2, VCC / 4 (c) VCC, VCC / 2 (d) VCC, VCC