Memory Devices – Exercise – 2

81. The periodic recharging of DRAM memory cells is called ________.

(a) multiplexing
(b) bootstrapping
(c) refreshing
(d) flashing

Answer
Answer : (c)
Explanation
Explanation : No answer description available for this question. Let us discuss.
Discuss
Discuss : Write your answer. Click here.

82. How many 1K × 4 RAM chips would be required to build a 1K × 8 memory system?

(a) 2
(b) 4
(c) 8
(d) 16

Answer
Answer : (a)
Explanation
Explanation : No answer description available for this question. Let us discuss.
Discuss
Discuss : Write your answer. Click here.

83. What is the principal advantage of using address multiplexing with DRAM memory?

(a) reduced memory access time
(b) reduced requirement for constant refreshing of the memory contents
(c) reduced pin count and decrease in package size
(d) It eliminates the requirement for a chip-select input line, thereby reducing the pin count.

Answer
Answer : (c)
Explanation
Explanation : No answer description available for this question. Let us discuss.
Discuss
Discuss : Write your answer. Click here.

84. Describe the timing diagram of a write operation.

(a) First the data is set on the data bus and the address is set, then the write pulse stores the data.
(b) First the address is set, then the data is set on the data bus, and finally the read pulse stores the data.
(c) First the write pulse stores the data, then the address is set, and finally the data is set on the data bus.
(d) First the data is set on the data bus, then the write pulse stores the data, and finally the address is set.

Answer
Answer : (a)
Explanation
Explanation : No answer description available for this question. Let us discuss.
Discuss
Discuss : Write your answer. Click here.

85. How many address lines would be required for a 2K × 4 memory chip?

(a) 8
(b) 10
(c) 11
(d) 12

Answer
Answer : (c)
Explanation
Explanation : No answer description available for this question. Let us discuss.
Discuss
Discuss : Write your answer. Click here.

Related Posts

  • Memory Devices - Exercise - 4151. Because 4096 = 212, a 4K × 1 RAM requires ________ address bits to access all locations. (a) 4096 (b) 10 (c) 12 (d) 1024 152. The checksum method is used to test ________. (a) ROM (b) EEPROM (c) FPLA (d) RAM 153. A FIFO ________. (a) allows data to be clocked in and out at different clock rates (b) outputs the data in the same order that it was input (c) can be used to smooth out bursts of data into a continuous stream (d) All of the above 154. The major advantage of dynamic RAM over static RAM is ________. (a) cost (b) speed (c) storage density (d) cost and storage density 155. Dynamic RAMs store information by using ________. (a) magnetism (b) flip-flops (c) latches (d) capacitors 156. The memory operation that stores data into a memory location after entering a new address is called ________. (a) a read cycle (b) a write cycle (c) a refresh cycle (d) chip select 157. The memory operation that presents data on the memory outputs after entering a new address is called ________. (a) a read cycle (b) a write cycle (c) a refresh cycle (d) a chip select…
    Tags: memory, data, address, ram, mcq, series
  • Memory Devices - Exercise - 3101. Which type of ROM can be erased by UV light? (a) ROM (b) mask ROM (c) EPROM (d) EEPROM 102. Which type of ROM can be erased by an electrical signal? (a) ROM (b) mask ROM (c) EPROM (d) EEPROM 103. In general, the ________ have the smallest bit size and the ________ have the largest. (a) EEPROMs, Flash (b) SRAM, mask ROM (c) mask ROM, SRAM (d) DRAM, PROM 104. Which type of ROM has to be custom built by the factory? (a) ROM (b) mask ROM (c) EPROM (d) EEPROM 105. What part of a Flash memory architecture manages all chip functions? (a) I/O pins (b) floating-gate MOSFET (c) command code (d) program verify code 106. Why do most dynamic RAMs use a multiplexed address bus? (a) It is the only way to do it. (b) to make it faster (c) to keep the nu (d) 107. What is a multitap digital delay line? (a) a series of inverter gates with RC circuits between each one (b) a series of inverter gates with RL circuits between each one (c) a series of NAND gates with RC circuits between each one (d) a series of NAND gates with…
    Tags: memory, rom, data, address, ram, mcq, series
  • IO and Memory Interfacing - Mcqs/Notes/IQsHome » Electronics Engineering » Microprocessors and Microcontrollers » IO and Memory Interfacing
    Tags: memory, mcq, series
  • Memory Devices - Mcqs/Notes/IQsHome » Electronics Engineering » Digital Electronics » Memory Devices
    Tags: memory, mcq, series
  • Data Structures - Mcqs/Notes/IQsHome » Computer Science » Data Structures
    Tags: data, mcq, series

LEAVE A REPLY

Please enter your comment!
Please enter your name here