56. For the given circuit, which of the following is correct?
(a) The number 5 is being written to the memory at address location 203.
(b) The chip has not been enabled, since the EN terminal is 0; therefore, nothing will be written to the chip and the output is tri-stated.
(c) Decimal 10 is being written into memory location 211.
(d) The read/write line is LOW; therefore, decimal 5 is being stored at memory location 211.
57. Which of the following best describes EPROMs?
(a) EPROMs can be programmed only once.
(b) EPROMs can be erased by UV.
(c) EPROMs can be erased by shorting all inputs to the ground.
(d) All of the above.
58. What is the major difference between SRAM and DRAM?
(a) DRAMs must be periodically refreshed.
(b) SRAMs can hold data via a static charge, even with power off.
(c) The only difference is the terminal from which the data is removed—from the FET Drain or Source.
(d) Dynamic RAMs are always active; static RAMs must reset between data read/write cycles.
59. Nota
60. For the given circuit, what is the bit length of the output data word?
(a) 3
(b) 4
(c) 8
(d) 32
Related Posts
151. Because 4096 = 212, a 4K × 1 RAM requires ________ address bits to access all locations. (a) 4096 (b) 10 (c) 12 (d) 1024 152. The checksum method is used to test ________. (a) ROM (b) EEPROM (c) FPLA (d) RAM 153. A FIFO ________. (a) allows data to be clocked in and out at different clock rates (b) outputs the data in the same order that it was input (c) can be used to smooth out bursts of data into a continuous stream (d) All of the above 154. The major advantage of dynamic RAM over static RAM is ________. (a) cost (b) speed (c) storage density (d) cost and storage density 155. Dynamic RAMs store information by using ________. (a) magnetism (b) flip-flops (c) latches (d) capacitors 156. The memory operation that stores data into a memory location after entering a new address is called ________. (a) a read cycle (b) a write cycle (c) a refresh cycle (d) chip select 157. The memory operation that presents data on the memory outputs after entering a new address is called ________. (a) a read cycle (b) a write cycle (c) a refresh cycle (d) a chip select…- 101. Which type of ROM can be erased by UV light? (a) ROM (b) mask ROM (c) EPROM (d) EEPROM 102. Which type of ROM can be erased by an electrical signal? (a) ROM (b) mask ROM (c) EPROM (d) EEPROM 103. In general, the ________ have the smallest bit size and the ________ have the largest. (a) EEPROMs, Flash (b) SRAM, mask ROM (c) mask ROM, SRAM (d) DRAM, PROM 104. Which type of ROM has to be custom built by the factory? (a) ROM (b) mask ROM (c) EPROM (d) EEPROM 105. What part of a Flash memory architecture manages all chip functions? (a) I/O pins (b) floating-gate MOSFET (c) command code (d) program verify code 106. Why do most dynamic RAMs use a multiplexed address bus? (a) It is the only way to do it. (b) to make it faster (c) to keep the nu (d) 107. What is a multitap digital delay line? (a) a series of inverter gates with RC circuits between each one (b) a series of inverter gates with RL circuits between each one (c) a series of NAND gates with RC circuits between each one (d) a series of NAND gates with…
- Home » Electronics Engineering » Microprocessors and Microcontrollers » IO and Memory Interfacing
- Home » Electronics Engineering » Digital Electronics » Memory Devices
- Home » Computer Science » Data Structures