5555555555
56. For the given circuit, which of the following is correct?
(a) The number 5 is being written to the memory at address location 203.
(b) The chip has not been enabled, since the EN terminal is 0; therefore, nothing will be written to the chip and the output is tri-stated.
(c) Decimal 10 is being written into memory location 211.
(d) The read/write line is LOW; therefore, decimal 5 is being stored at memory location 211.
| Subject Name : Electronics Engineering |
| Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT |
| Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant |
| Electronics & Communication Engineering Books
|
| GATE 2023 Total Info | ENGG DIPLOMA | UGC NET Total Info |
| IES 2023 Total Info | PSUs 2022 Total Info | CSIR UGC NET Total Info |
| JAM 2023 Total Info | M TECH 2023 Total Info | RAILWAY 2022 Total Info |
Related Posts
555555555585. How many address lines would be required for a 2K × 4 memory chip? (a) 8 (b) 10 (c) 11 (d) 12- 555555555561. For the given circuit, what memory location is being addressed? (a) 10111 (b) 249 (c) 5 (d) 157
- 555555555543. Convert 110010012 (binary) to decimal. (a) 201 (b) 2001 (c) 20 (d) 210
- 5555555555167. The number of 16k × 4 memories needed to construct a 128k × 8 memory is ________. (a) 4 (b) 8 (c) 12 (d) 16
- 5555555555126. Hexadecimal 44 is ________ in decimal. (a) 6810 (b) 7410 (c) 7710 (d) 9810