Logic Gates – Exercise – 1

46. Select the statement that best describes the parity method of error detection:

(a) Parity checking is best suited for detecting double-bit that occur during the transmission of codes from one location to another.
(b) Parity checking is not suitable for detecting single-bit in transmitted codes.
(c) Parity checking is best suited for detecting single-bit in transmitted codes.
(d) Parity checking is capable of detecting and correcting in transmitted codes.

Answer
Answer : (c)
Explanation
Explanation : No answer description available for this question. Let us discuss.
Discuss
Discuss : Write your answer. Click here.

47. A logic circuit that provides a HIGH output for both inputs HIGH or both inputs LOW is a(n):

(a) Ex-NOR gate
(b) OR gate
(c) Ex-OR gate
(d) NAND gate

Answer
Answer : (a)
Explanation
Explanation : No answer description available for this question. Let us discuss.
Discuss
Discuss : Write your answer. Click here.

48. A logic circuit that provides a HIGH output if one input or the other input, but not both, is HIGH, is a(n):

(a) Ex-NOR gate
(b) OR gate
(c) Ex-OR gate
(d) NAND gate

Answer
Answer : (c)
Explanation
Explanation : No answer description available for this question. Let us discuss.
Discuss
Discuss : Write your answer. Click here.

49. Identify the type of gate below from the equation

(a) Ex-NOR gate
(b) OR gate
(c) Ex-OR gate
(d) NAND gate

Answer
Answer : (c)
Explanation
Explanation : No answer description available for this question. Let us discuss.
Discuss
Discuss : Write your answer. Click here.

50. Determine odd parity for each of the following data words: 1011101111101111001101

(a) P = 1, P = 1, P = 0
(b) P = 0, P = 0, P = 0
(c) P = 1, P = 1, P = 1
(d) P = 0, P = 0, P = 1

Answer
Answer : (d)
Explanation
Explanation : No answer description available for this question. Let us discuss.
Discuss
Discuss : Write your answer. Click here.

Related Posts

  • Logic Gates - 83555555555583. The output of a NAND gate is LOW if ________. (a) all inputs are LOW (b) all inputs are HIGH (c) any input is LOW (d) any input is HIGH
    Tags: inputs, high, input, logic, gates, output, nand, gate, electronics, engineering
  • Logic Gates - 1165555555555116. The logic gate that will have a LOW output when any one of its inputs is HIGH is the: (a) NAND gate (b) AND gate (c) NOR gate (d) OR gate
    Tags: gate, logic, gates, output, inputs, high, nand, electronics, engineering
  • Logic Gates - 42555555555542. A NAND gate has: (a) LOW inputs and a LOW output (b) HIGH inputs and a HIGH output (c) LOW inputs and a HIGH output (d) None of the these
    Tags: inputs, output, high, logic, gates, nand, gate, electronics, engineering
  • Logic Gates - 47555555555547. A logic circuit that provides a HIGH output for both inputs HIGH or both inputs LOW is a(n): (a) Ex-NOR gate (b) OR gate (c) Ex-OR gate (d) NAND gate
    Tags: gate, logic, high, inputs, gates, output, nand, electronics, engineering
  • Logic Gates - 48555555555548. A logic circuit that provides a HIGH output if one input or the other input, but not both, is HIGH, is a(n): (a) Ex-NOR gate (b) OR gate (c) Ex-OR gate (d) NAND gate
    Tags: gate, logic, high, input, gates, output, nand, electronics, engineering