5555555555
26. What is the voltage resolution of an 8-stage ladder network?
(a) Vref /128
(b) Vref /256
(c) Vref /512
(d) Vref /1024
| Subject Name : Electronics Engineering |
| Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT |
| Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant |
| Electronics & Communication Engineering Books
|
| GATE 2023 Total Info | ENGG DIPLOMA | UGC NET Total Info |
| IES 2023 Total Info | PSUs 2022 Total Info | CSIR UGC NET Total Info |
| JAM 2023 Total Info | M TECH 2023 Total Info | RAILWAY 2022 Total Info |
Related Posts
5555555555 42. What is (are) the level(s) of the input voltage to a ladder-network conversion? (a) 0 (b) Vref (c) 0 V or Vref (d) None of the above- 555555555551. The conversion resolution of an 8-stage counter operating an 8-stage ladder network using a reference voltage of 5 V is ________. (a) 0.0195 mV (b) 0.195 mV (c) 1.95 mV (d) 19.5 mV
- 555555555540. How many comparators does a 339 IC contain? (a) 4 (b) 3 (c) 2 (d) 1
- 555555555537. How many Vcc connections does the 565 PLL use? (a) 0 (b) 1 (c) 2 (d) 3
- 5555555555181. (a) 10011110 (b) 01211110 (c) 000100000100 (d) 001000001000