77. Select the response that best describes the use of the Master Reset on typical 4-bit binary counters.
(a) When MR1 and MR2 are both HIGH, all Qs will be reset to zero.
(b) When MR1 and MR2 are both HIGH, all Qs will be reset to one.
(c) MR1 and MR2 are provided to synchronously reset all four flip-flops.
(d) To enable the count mode, MR1 and MR2 must be held LOW.
| Subject Name : Electronics Engineering |
| Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT |
| Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant |
| Electronics & Communication Engineering Books
|
| GATE 2023 Total Info | ENGG DIPLOMA | UGC NET Total Info |
| IES 2023 Total Info | PSUs 2022 Total Info | CSIR UGC NET Total Info |
| JAM 2023 Total Info | M TECH 2023 Total Info | RAILWAY 2022 Total Info |
Related Posts
Counters » Exercise - 138. The terminal count of a 3-bit binary counter in the DOWN mode is ________. (a) 000 (b) 111 (c) 101 (d) 010- Counters » Exercise - 122. How many different states does a 2-bit asynchronous counter have? (a) 1 (b) 2 (c) 4 (d) 8
- Counters » Exercise - 165. A decade counter will count through decimal ________. (a) 10 (b) 9 (c) 15 (d) 0
- Counters » Exercise - 116. How many flip-flops are required to make a MOD-32 binary counter? (a) 3 (b) 45 (c) 5 (d) 6
- Counters » Exercise - 120. How many different states does a 3-bit asynchronous counter have? (a) 2 (b) 4 (c) 8 (d) 16