Counters – 52

Counters » Exercise – 1

52. A MOD-12 and a MOD-10 counter are cascaded. Determine the output frequency if the input clock frequency is 60 MHz.

(a) 500 kHz
(b) 1,500 kHz
(c) 6 MHz
(d) 5 MHz

Answer : (a)
Explanation : No answer description available for this question. Let us discuss.
Subject Name : Electronics Engineering
Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant
Electronics & Communication Engineering Books

Question Bank On Electronics & Communication Engineering
Book - question bank on electronics & communication engineering; Language: english; Binding: paperback
₹ 317
A Handbook for Electronics Engineering(Old Edition)
Made Easy Editorial Board (Author); Marathi (Publication Language); 620 Pages - 01/01/2015 (Publication Date) - Made Easy Publications (Publisher)
₹ 320
Basic Electronic Devices and Circuits
Patil (Author); English (Publication Language)
Electronic Circuits: Analysis and Design (SIE) | 3rd Edition
Neamen, Donald (Author); English (Publication Language); 1351 Pages - 08/25/2006 (Publication Date) - McGraw Hill Education (Publisher)
₹ 1,200

GATE 2023 Total InfoENGG DIPLOMAUGC NET Total Info
IES 2023 Total InfoPSUs 2022 Total InfoCSIR UGC NET Total Info
JAM 2023 Total InfoM TECH 2023 Total InfoRAILWAY 2022 Total Info

Related Posts

  • Counters - 112Counters » Exercise - 1112. ________ is the output frequency of the counter shown below. (a) 4 MHz (b) 20 kHz (c) 210.5 kHz (d) 800 Hz
    Tags: khz, counters, exercise, output, frequency, counter, mhz, electronics, engineering
  • Counters - 24Counters » Exercise - 124. A 12 MHz clock frequency is applied to a cascaded counter containing a modulus-5 counter, a modulus-8 counter, and a modulus-10 counter. The lowest output frequency possible is ________. (a) 10 kHz (b) 20 kHz (c) 30 kHz (d) 60 kHz
    Tags: counter, khz, counters, frequency, exercise, mhz, clock, cascaded, output, electronics
  • Counters - 32Counters » Exercise - 132. Three cascaded decade counters will divide the input frequency by ________. (a) 10 (b) 20 (c) 100 (d) 1,000
    Tags: counters, exercise, cascaded, input, frequency, electronics, engineering
  • Counters - Exercise - 1Counters » Exercise - 1 1. The purpose of introducing feedback loop in digital counter circuit is : (a) To improve distortion (b) To improve stability (c) Synchronise input and output pulses (d) to reduce the number of input pulses to reset the counter 2. The circuit shown below is a : (a) Mod-4 counter (b) Mod-5 counter (c) Mod-6 counter (d) Mod-7 counter 3. In this type of counter, the output of the last stage is connected to the D input of the first stage. (a) Ring Counter (b) Johnson Counter (c) Straight Counter (d) None of the above 4. A counter is a : (a) Sequential circuit (b) Combinational circuit (c) Both combinational and sequential circuit (d) None of above 5. A counter with 10 states : (a) Cascading asynchronous counter (b) Decade counter (c) Asynchronous ripple counter (d) Ripple counter 6. In this type of counter, the complement of the output of the last stage of the shift register is fed back to the D input of the first state. (a) Ring Counter (b) Johnson Counter (c) Straight Counter (d) None of the above 7. It is a sequential circuit that cycles through a sequence of states : (a) Multiplexer (b) Demultiplexer (c) Counter…
    Tags: counter, electronics, engineering
  • Counters - 70Counters » Exercise - 170. A 22-MHz clock signal is put into a MOD-16 counter. What is the frequency of the Q output of each stage of the counter? (a) Q1 = 22 MHz, Q2 = 11 MHz, Q3 = 5.5 MHz, Q4 = 2.75 MHz (b) Q1 = 11 MHz, Q2 = 5.5 MHz, Q3 = 2.75 MHz, Q4 = 1.375 MHz (c) Q1 = 11 MHz, Q2 = 11 MHz, Q3 = 11 MHz, Q4 = 11 MHz (d) Q1 = 22 MHz, Q2 = 22 MHz, Q3 = 22 MHz, Q4 = 22 MHz
    Tags: mhz, electronics, engineering


Please enter your comment!
Please enter your name here