51. Synchronous (parallel) counters eliminate the delay problems encountered with asynchronous (ripple) counters because the:
(a) input clock pulses are applied only to the first and last stages.
(b) input clock pulses are applied only to the last stage.
(c) input clock pulses are applied simultaneously to each stage.
(d) input clock pulses are not used to activate any of the counter stages.
| Subject Name : Electronics Engineering |
| Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT |
| Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant |
| Electronics & Communication Engineering Books
|
| GATE 2023 Total Info | ENGG DIPLOMA | UGC NET Total Info |
| IES 2023 Total Info | PSUs 2022 Total Info | CSIR UGC NET Total Info |
| JAM 2023 Total Info | M TECH 2023 Total Info | RAILWAY 2022 Total Info |
Related Posts
Counters » Exercise - 189. Synchronous counters eliminate the delay problems encountered with asynchronous counters because the: (a) input clock pulses are applied only to the first and last stages (b) input clock pulses are applied only to the last stage (c) input clock pulses are not used to activate any of the counter stages (d) input clock pulses are applied simultaneously to each stage- Counters » Exercise - 1117. Many parallel counters use ________ presetting whereby the counter is preset on the active transition of the same clock signal that is used for counting. (a) feedback (b) synchronous (c) ripple (d) asynchronous
- Counters » Exercise - 1 8. It is a counter where the flip-flops do not change states at exactly the same time, as they do not have a common clock pulse. (a) Asynchronous Ripple Counter (b) Synchronous Ripple Counter (c) Counter (d) All of the above
- Counters » Exercise - 195. For a multistage counter to be truly synchronous, the ________ of each stage must be connected to ________. (a) Cp, the same clock input line (b) CE, the same clock input line (c) , the terminal count output (d) , both clock input lines
- Counters » Exercise - 135. The final output of a modulus-8 counter occurs one time for every ________. (a) 8 clock pulses (b) 16 clock pulses (c) 24 clock pulses (d) 32 clock pulses