IO and Memory Interfacing – 4

IO and Memory Interfacing » Exercise – 1

4. Memory mapped I/O is a technique to :

(a) Interface a memory having 8-bit addresses
(b) Interface a memory having 16-bit addresses
(c) Interface an IO having 8-bit addresses
(d) Interface an IO having 16-bit addresses

Answer
Answer : (d)

Explanation
Explanation : No answer description available for this question. Let us discuss.
Subject Name : Electronics Engineering
Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT
Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant
Electronics & Communication Engineering Books

Sale
Question Bank On Electronics & Communication Engineering
Book - question bank on electronics & communication engineering; Language: english; Binding: paperback
₹ 317
Sale
A Handbook for Electronics Engineering(Old Edition)
Made Easy Editorial Board (Author); Marathi (Publication Language); 620 Pages - 01/01/2015 (Publication Date) - Made Easy Publications (Publisher)
₹ 320
Basic Electronic Devices and Circuits
Patil (Author); English (Publication Language)
Electronic Circuits: Analysis and Design (SIE) | 3rd Edition
Neamen, Donald (Author); English (Publication Language); 1351 Pages - 08/25/2006 (Publication Date) - McGraw Hill Education (Publisher)
₹ 1,290

GATE 2023 Total InfoENGG DIPLOMAUGC NET Total Info
IES 2023 Total InfoPSUs 2022 Total InfoCSIR UGC NET Total Info
JAM 2023 Total InfoM TECH 2023 Total InfoRAILWAY 2022 Total Info

Related Posts

  • Memory Devices - 133
    Memory Devices - 1335555555555133. The bit capacity of a memory that has 2048 addresses and can store 8 bits at each address is ________. (a) 4096 (b) 8129 (c) 16358 (d) 32768
    Tags: memory, bit, addresses, electronics, engineering
  • IO and Memory Interfacing – 2
    IO and Memory Interfacing – 2IO and Memory Interfacing » Exercise - 12. ................ memory chips are said to be volatile. (a) RAM chips (b) ROM chips (c) DRAM chips (d) None of these
    Tags: memory, io, interfacing, exercise, electronics, engineering
  • IO and Memory Interfacing – Exercise – 1
    IO and Memory Interfacing – Exercise – 1IO and Memory Interfacing » Exercise - 1 1. Permanent data and instructions storing memory is : (a) RAM chips (b) ROM chips (c) DRAM chips (d) None of these 2. ……………. memory chips are said to be volatile. (a) RAM chips (b) ROM chips (c) DRAM chips (d) None of these 3. EPROM is erased by using : (a) Infrared rays (b) Ultraviolet rays (c) 12 V electric pulse (d) 24V electric pulse 4. Memory mapped I/O is a technique to : (a) Interface a memory having 8-bit addresses (b) Interface a memory having 16-bit addresses (c) Interface an IO having 8-bit addresses (d) Interface an IO having16-bit addresses 5. The advantage of memory mapped I/O over I/O mapped I/O is : (a) Faster (b) Many instructions supporting memory mapped I/O (c) Require a bigger address decoder (d) All of the above
    Tags: memory, i/o, io, addresses, mapped, bit, interface, exercise, interfacing, electronics
  • IO and Memory Interfacing – 5
    IO and Memory Interfacing – 5IO and Memory Interfacing » Exercise - 15. The advantage of memory mapped I/O over I/O mapped I/O is : (a) Faster (b) Many instructions supporting memory mapped I/O (c) Require a bigger address decoder (d) All of the above
    Tags: i/o, memory, mapped, io, interfacing, exercise, electronics, engineering
  • DMA Controller (8257) – 3
    DMA Controller (8257) – 3DMA Controller (8257) » Exercise - 13. 8257 can interface with .............. IO devices. (a) 2 (b) 3 (c) 4 (d) 5
    Tags: exercise, interface, io, electronics, engineering

LEAVE A REPLY

Please enter your comment!
Please enter your name here