Flip Flops – 5

Flip-Flops » Exercise – 1

5. Gated S-R latch is a combination of which latch and gate ?

(a) J-K latch and NOR gate
(b) S-R latch and NAND gate
(c) S-R latch and NOR gate
(d) J-K latch and NAND gate

Answer
Answer : (b)

Explanation
Explanation : No answer description available for this question. Let us discuss.
General Knowledge Books

Related Posts

  • Flip Flops - 2Flip-Flops » Exercise - 12. An S-R latch can be implemented by using _______ gates. (a) AND, OR (b) NAND, NOR (c) NAND, XOR (d) NOT, XOR
    Tags: nand, flip, flops, flip-flops, exercise, s-r, latch, electronics, engineering
  • Flip Flops - 1475555555555147. When the output of the NOR gate S-R flip-flop is Q = 0 and , the inputs are: (a) S = 1, R = 1 (b) S = 1, R = 0 (c) S = 0, R = 1 (d) S = 0, R = 0
    Tags: flip, flops, gate, s-r, electronics, engineering
  • Flip Flops - 1185555555555118. An active-HIGH input S-R latch has a 1 on the S input and a 0 on the R input. What state is the latch in? (a) (b) (c) (d)
    Tags: latch, flip, flops, s-r, electronics, engineering
  • Flip Flops - 1Flip-Flops » Exercise - 1 1. A latch has _____ stable states. (a) One (b) Two (c) Three (d) Four
    Tags: flip, flops, flip-flops, exercise, latch, electronics, engineering
  • Flip Flops - 4Flip-Flops » Exercise - 14. If an S-R latch has a 1 on the S input and a 0 on the R input and then the S input goes to 0, the latch will be ________. (a) SET (b) RESET (c) Clear (d) Invalid
    Tags: latch, flip, flops, flip-flops, exercise, s-r, electronics, engineering

LEAVE A REPLY

Please enter your comment!
Please enter your name here