Flip-Flops » Exercise – 1
1. A latch has _____ stable states.
(a) One
(b) Two
(c) Three
(d) Four
2. An S-R latch can be implemented by using _______ gates.
(a) AND, OR
(b) NAND, NOR
(c) NAND, XOR
(d) NOT, XOR
3. If an active-HIGH S-R latch has a 0 on the S input and a 1 on the R input and then the R input goes to 0, the latch will be ________.
(a) SET
(b) RESET
(c) Clear
(d) Invalid
4. If an S-R latch has a 1 on the S input and a 0 on the R input and then the S input goes to 0, the latch will be ________.
(a) SET
(b) RESET
(c) Clear
(d) Invalid
5. Gated S-R latch is a combination of which latch and gate ?
(a) J-K latch and NOR gate
(b) S-R latch and NAND gate
(c) S-R latch and NOR gate
(d) J-K latch and NAND gate
Related Posts
- 555555555571. Which of the following describes the operation of a positive edge-triggered D flip-flop? (a) If both inputs are HIGH, the output will toggle. (b) The output will follow the input on the leading edge of the clock. (c) When both inputs are LOW, an invalid state exists. (d) The input is toggled into the flip-flop on the leading edge of the clock and is passed to the output on the trailing edge of the clock.
- 5555555555 40. Which of the following describes the operation of a positive edge-triggered D-type flip-flop? (a) If both inputs are HIGH, the output will toggle. (b) The output will follow the input on the leading edge of the clock. (c) When both inputs are LOW, an invalid state exists. (d) The input is toggled into the flip-flop on the leading edge of the clock and is passed to the output on the trailing edge of the clock.