Flip Flops – Exercise – 1

Flip-Flops » Exercise – 1

1. A latch has _____ stable states.

(a)  One
(b)  Two
(c)  Three
(d)  Four

Answer
Answer : (b)
Explanation
Explanation : No answer description available for this question. Let us discuss.
Discuss
Discuss : Write your answer. Click here.

2. An S-R latch can be implemented by using _______ gates.

(a)  AND, OR
(b)  NAND, NOR
(c)  NAND, XOR
(d)  NOT, XOR

Answer
Answer : (b)
Explanation
Explanation : No answer description available for this question. Let us discuss.
Discuss
Discuss : Write your answer. Click here.

3. If an active-HIGH S-R latch has a 0 on the S input and a 1 on the R input and then the R input goes to 0, the latch will be ________.

(a)  SET
(b)  RESET
(c)  Clear
(d)  Invalid

Answer
Answer : (b)
Explanation
Explanation : No answer description available for this question. Let us discuss.
Discuss
Discuss : Write your answer. Click here.

4. If an S-R latch has a 1 on the S input and a 0 on the R input and then the S input goes to 0, the latch will be ________.

(a)  SET
(b)  RESET
(c)  Clear
(d)  Invalid

Answer
Answer : (a)
Explanation
Explanation : No answer description available for this question. Let us discuss.
Discuss
Discuss : Write your answer. Click here.

5. Gated S-R latch is a combination of which latch and gate ?

(a) J-K latch and NOR gate
(b) S-R latch and NAND gate
(c) S-R latch and NOR gate
(d) J-K latch and NAND gate

Answer
Answer : (b)
Explanation
Explanation : No answer description available for this question. Let us discuss.
Discuss
Discuss : Write your answer. Click here.

Related Posts

  • Flip Flops - 1025555555555102. Assume a J-K flip-flop has 1s on the J and K inputs. The next clock pulse will cause the output to ________. (a) set (b) reset (c) latch (d) toggle
    Tags: flip, flip-flop, inputs, will, output, latch, electronics, engineering
  • Flip Flops - 1135555555555113. If both inputs of an S-R flip-flop are low, what will happen when the clock goes HIGH? (a) An invalid state will exist. (b) No change will occur in the output. (c) The output will toggle. (d) The output will reset.
    Tags: will, output, flip, flip-flop, s-r, inputs, electronics, engineering
  • Flip Flops - 74555555555574. If both inputs of an S-R flip-flop are LOW, what will happen when the clock goes high? (a) No change will occur in the output. (b) An invalid state will exist. (c) The output will toggle. (d) The output will reset.
    Tags: will, output, flip, flip-flop, s-r, inputs, electronics, engineering
  • Flip Flops - 71555555555571. Which of the following describes the operation of a positive edge-triggered D flip-flop? (a) If both inputs are HIGH, the output will toggle. (b) The output will follow the input on the leading edge of the clock. (c) When both inputs are LOW, an invalid state exists. (d) The input is toggled into the flip-flop on the leading edge of the clock and is passed to the output on the trailing edge of the clock.
    Tags: output, flip-flop, inputs, will, input, flip, electronics, engineering
  • Flip Flops - 405555555555 40. Which of the following describes the operation of a positive edge-triggered D-type flip-flop? (a) If both inputs are HIGH, the output will toggle. (b) The output will follow the input on the leading edge of the clock. (c) When both inputs are LOW, an invalid state exists. (d) The input is toggled into the flip-flop on the leading edge of the clock and is passed to the output on the trailing edge of the clock.
    Tags: output, flip-flop, inputs, will, input, flip, electronics, engineering