FET » Exercise – 1
24. Determine the invalid statement.
(a) For an n-channel JFET, both VGS and VP are negative
(b) For a p-channel JFET, both VGS and VP are positive
(c) For an n-channel JFET, IDSS is positive
(d) For a p-channel JFET, IDSS is positive
Explanation
Explanation : No answer description available for this question. Let us discuss.
Subject Name : Electronics Engineering Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT
Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant
Electronics & Communication Engineering Books
Related Posts 555555555585. A self-biased n-channel JFET has a VD = 6 V. VGS = –3 V. Find the value of VDS. (a) –3 V (b) –6 V (c) 3 V (d) 6 V Tags: fet, n-channel, jfet, vgs, electronics, engineering
5555555555154. What is the ratio of ID / IDSS for VGS = 0.5 VP? (a) 0.25 (b) 0.5 (c) 1 (d) 0 Tags: fet, idss, vgs, vp, electronics, engineering
555555555581. gm has its maximum value for a JFET at ________. (a) (b) 0.5 (c) 0.3 (d) IDSS Tags: fet, jfet, idss, electronics, engineering
FET » Exercise - 262. The pinch-off voltage of a JFET is about ....... (a) 5 V (b) 0.6 V (c) 15 V (d) 25 V Tags: fet, exercise, jfet, electronics, engineering
5555555555139. Hand-held instruments are available to measure ________ for the BJT. (a) dc (b) IDSS (c) VP (d) All of the above Tags: fet, idss, vp, electronics, engineering