DMA Controller (8257) » Exercise – 1
1. DMA stands for :
(a) Direct memory allocation
(b) Direct memory access
(c) Distinct memory allocation
(d) Distinctmemory access
2. Which is the fastest DMA mode ?
(a) Cycle steal
(b) Hidden mode
(c) Block transfer
(d) None of these
3. 8257 can interface with ………….. IO devices.
(a) 2
(b) 3
(c) 4
(d) 5
4. Each of the channel in 8257 consists of :
(a) 14-bit counter resister
(b) 16-bit counter resister
(c) Both (a) & (b)
(d) None of these
5. How many clock cycles are used by 8257 to transfer a byte of data ?
(a) 2 clock cycle
(b) 4 clock cycle
(c) 6 clock cycle
(d) 8clock cycle
Related Posts
DMA Controller (8257) » Exercise - 15. How many clock cycles are used by 8257 to transfer a byte of data ? (a) 2 clock cycle (b) 4 clock cycle (c) 6 clock cycle (d) 8 clock cycle- DMA Controller (8257) » Exercise - 1 1. DMA stands for : (a) Direct memory allocation (b) Direct memory access (c) Distinct memory allocation (d) Distinct memory access
- DMA Controller (8257) » Exercise - 12. Which is the fastest DMA mode ? (a) Cycle steal (b) Hidden mode (c) Block transfer (d) None of these
- DMA Controller (8257) » Exercise - 14. Each of the channel in 8257 consists of : (a) 14-bit counter resister (b) 16-bit counter resister (c) Both (a) & (b) (d) None of these
- Counters » Exercise - 1 1. The purpose of introducing feedback loop in digital counter circuit is : (a) To improve distortion (b) To improve stability (c) Synchronise input and output pulses (d) to reduce the number of input pulses to reset the counter 2. The circuit shown below is a : (a) Mod-4 counter (b) Mod-5 counter (c) Mod-6 counter (d) Mod-7 counter 3. In this type of counter, the output of the last stage is connected to the D input of the first stage. (a) Ring Counter (b) Johnson Counter (c) Straight Counter (d) None of the above 4. A counter is a : (a) Sequential circuit (b) Combinational circuit (c) Both combinational and sequential circuit (d) None of above 5. A counter with 10 states : (a) Cascading asynchronous counter (b) Decade counter (c) Asynchronous ripple counter (d) Ripple counter 6. In this type of counter, the complement of the output of the last stage of the shift register is fed back to the D input of the first state. (a) Ring Counter (b) Johnson Counter (c) Straight Counter (d) None of the above 7. It is a sequential circuit that cycles through a sequence of states : (a) Multiplexer (b) Demultiplexer (c) Counter…